We report on temperature dependence on the drive current as well as long-term effects of annealing in vertical InAs nanowire Field-Effect Transistors. Negatively charged traps in the HfO 2 gate dielectric are suggested as one major factor in explaining the effects observed in the transistor characteristics. An energy barrier may be correlated with an un-gated InAs nanowire region covered with HfO 2 and the effects of annealing may be explained by changed charging on defects in the oxide. Initial simulations confirm the general effects on the I-V characteristics by including fixed charge.
Introduction
III-V semiconductors are attractive as channel material due to their high electron velocity and mobility. High performance has been show by In x Ga 1-x As High Electron Mobility Transistors (HEMTs) with maximum oscillation frequencies, f max > 1 THz and transconductance, g m > 2 mS/mm 1 . The disadvantage with HEMTs is the comparably large gate leakage currents.
Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) with high-k gate dielectric does not suffer from this and still show good performance. One example is the In 0.7 Ga 0.3 As FET with TaSiO x gate dielectric showing g m = 1.75 mS/mm 2 . As the scaling of transistor dimensions continue, nanowires has turned out to be a promising structure as it allows for improved electrostatic control of the channel. Compared to planar devices, nanowire structures also allows for thicker body and gate oxides 3 .
We use arrays of vertical InAs nanowire as the channel material in MOSFETs with high-k gate dielectric and wrap contacts 4 . g m = 0.6 mS/mm and subthreshold slope of 80 mV/decade has been reported 5 . Recently, the technology has been transferred to Si substrates by a InAs buffer layer technology 6 . The resiliency against defects in the vertical nanowire geometry enables good crystal quality, but improved integration of high-k both in terms of oxide quality and the semiconductor-oxide interface quality is required to improve the device characteristics.
In this paper, electrical characterization of vertical InAs nanowire MOSFETs at different temperatures are presented together with a study of the long term effects of annealing. It is suggested that negative charge traps in the HfO 2 have a major influence on the transistor characteristics. This is also modeled in initial simulations by adding fixed charges in the HfO 2 .
Device Fabrication
Vertical InAs nanowire arrays are integrated on a highly resistive Si<111> substrate by a InAs buffer layer. The nanowires act as the channel material of the transistors and we use the epitaxial InAs layer as source contact. Moreover, HfO 2 is used as gate dielectric, a W wrap contact is used as gate, and a Ti/W/Au contact is used as drain. The technology is described in detail elsewhere 6 , 7 . The vertical device is illustrated by a schematic image and a crosssectional scanning electron microscopy (SEM) image in Figure 1 a water precursors in a Savannah-100, starting with a TDMA-Hf pulse.
An organic spacer for source-gate isolation was deposited and thinned down to about 200 nm.
On top of the organic spacer, a W gate metal was deposited by sputtering. The wrap-gate length set by dry etching in a SF 6 /Ar ambient to about 300 nm. A second organic spacer for gate-drain isolation was deposited and thinned down. The spacer was also used as an etch mask when removing the gate dielectric from the upper part of the nanowires in buffered oxide etch (BOE). Finally, a Ti/W/Au top metal layer was deposited by sputtering and patterned with UV-lithography. All layers were also patterned with UV-lithography to enable electrical measurements. For the source and gate, connections to the top metal layer were made through vias in the organic spacers.
Measurements and Results

Temperature dependence
Transistors with nominally 52 nanowires in parallel were electrically characterized by on-chip probing in a Cascade 1100B probe station at different temperatures (125°C, 55°C, 25°C, 0°C
and -55°C). Figure 2 show a comparison of the output characteristics (I-V) for the highest (125°C) and lowest (-55°C) temperature with the source contact connected to ground in Figure 2a (common source configuration) and drain contact connected to ground in Figure 2b (common drain configuration). The I-V show increasing currents with increasing temperature in both bias directions. This temperature dependence indicates the presence of at least one energy barrier between source and drain. Moreover, the I-V is more symmetric at higher temperatures; at 125°C the current is about two times higher with drain connected to ground, but almost ten times higher at -55°C. Good fit in Arrhenius plots of the measured current indicate that the barrier can be modeled using a standard expression for thermionic emission:
Here, I is the current, B  is the barrier height, T is the temperature and k is Boltzmann's Asymmetry is observed in the coverage of HfO 2 along the nanowires from cross-sectional scanning electron microscopy (SEM) images (such as Figure 1b) ; the HfO 2 gate dielectric is present only underneath the gate and below the gate contact, whereas the un-gated part of a nanowire above the gate is not covered with HfO 2 . This suggests negative charge traps in the HfO 2 as an origin of the measured energy barrier. Furthermore, a comparison of the currents for the two bias configurations show a leakage through the substrate of a few μA. This current can, however, be considered negligible in relation to the observed asymmetry in the I-V.
Long Term Annealing Effects
The long term annealing effects on the transistor characteristics was studied by repeated measurements of the on-current, I on , at room temperature (RT). Measurements were performed before and after annealing and, then, repeatedly with a few days interval until the effects of the annealing could no longer be seen. In Figure 4 , the on-current at RT, and at V gs = 1 V and V ds = 1 V is plotted versus time. The chip was annealed in total four times; two times in a heated probe station at 125°C and, after that, two times on a hotplate at 200°C.
Between the measurements, the chip was mainly stored in vacuum. As seen in Figure 4 , the current increases considerably when the chip is annealed; the increase is about 10 times when annealed at 200°C. Hereafter, the on-current slowly decreases and reaches a steady-state lower level after some weeks. We suggest that also this behavior might be attributed to negative charge traps in the HfO 2 . The behavior may be seen as charge traps being emptied when the chip is annealed and then slowly filled up with a very low capture rate. The very long time constant, in the order of several days, indicates that the traps are situated deeply inside the insulting layer and not in the semiconductor itself. The origin of the behavior may be structural changes in the high-k film during the annealing process that are not stable over time, and influence the charge trap states. Similar effects attributed to negatively charged traps have also been suggested to give a high source resistance in lateral FETs 11 .
Modeling
A simple drift-diffusion model of the transistor was used to simulate the effect of charge traps on the I-V characteristics, using ATLAS by Silvaco. The model consists of a wrap-gated ntype InAs nanowire (μ n = 4000 cm 2 /Vs, v sat = 3·10 7 cm/s) with 8-nm-thick HfO 2 gate dielectric. Besides from the 250 nm long gated region, the nanowire also has two 250 nm long un-gated regions; one covered with high-k (defining this side as source) and one without highk (defining this side as drain). The nanowire is embedded in a low k material, and has a metallic contact to the nanowire at the drain. At the source, the nanowire is contacted through 
Conclusion
We have studied the temperature dependence of InAs nanowire MOSFETs and found that a barrier between source and gate is dominating the temperature dependence. This can be correlated to an un-gated part of the nanowire that is covered with HfO 2 . Trapped negative charges in the HfO 2 are suggested as an explanation of this temperature dependence. Long term studies following annealing show increased on-currents after the annealing and a very slow decrease to the original current level. This may also be attributed to discharging of the trapped negative charges and to the long term stability of the defects. Simulations of the output characteristics including negative charges in the HfO 2 confirm the major effects seen experimentally.
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